gpo.zugaina.org

Search Portage & Overlays:

sci-electronics/yosys

Framework for Verilog RTL synthesis

Screenshots

  • yosys-0.19
    ~amd64
    tcl libffi readline libedit zlib test

    View      Download      Browse     License: ISC   
    Overlay: qsx